

Refine Search

Search Results -

Terms	Documents
L5 and @pd > 20040512	5

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L6

Search History

DATE: Sunday, May 15, 2005 [Printable Copy](#) [Create Case](#)

Set Name Query
side by side

Hit Count Set Name
result set

DB=USPT; PLUR=NO; OP=OR

<u>L6</u>	L5 and @pd > 20040512	5	<u>L6</u>
<u>L5</u>	loop same invariant same range	60	<u>L5</u>
<u>L4</u>	loop same invariant same bound same range	0	<u>L4</u>
<u>L3</u>	L2 AND (upper ADJ bound)	135	<u>L3</u>
<u>L2</u>	L1 AND range	1099	<u>L2</u>
<u>L1</u>	Loop AND invariant AND bound	1261	<u>L1</u>

END OF SEARCH HISTORY

Hit List

[Clear](#)[Generate Collection](#)[Print](#)[Fwd Refs](#)[Bkwd Refs](#)[Generate OACS](#)

Search Results - Record(s) 1 through 50 of 60 returned.

☐ 1. Document ID: US 6868110 B2

L5: Entry 1 of 60

File: USPT

Mar 15, 2005

US-PAT-NO: 6868110

DOCUMENT-IDENTIFIER: US 6868110 B2

TITLE: Multipath and tracking error reduction method for spread-spectrum receivers

DATE-ISSUED: March 15, 2005

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Phelts; Robert Eric	Stanford	CA		
Enge; Per	Mountain View	CA		

US-CL-CURRENT: 375/144; 370/335, 375/137, 375/149, 375/150

ABSTRACT:

A multipath mitigation method consists of locating a multipath-invariant (MPI) point of an ideal autocorrelation function and measuring the distance between the MPI point and DLL. The same MPI point is located in a received correlation function, and the distance between the point and the DLL, now affected by multipath, is measured. The difference between the ideal distance and the actual distance is the code tracking error resulting from multipath. The error is subtracted from the computed pseudorange or used to control the DLL. The method can be used to reduce the effects of all types of tracking error sources, such as signal transmission failure or code noise.

45 Claims, 20 Drawing figures

Exemplary Claim Number: 1

Number of Drawing Sheets: 12

Full	Title	Citation	Front	Review	Classification	Date	Reference			Claims	Publ	Draw
------	-------	----------	-------	--------	----------------	------	-----------	--	--	--------	------	------

☐ 2. Document ID: US 6853164 B1

L5: Entry 2 of 60

File: USPT

Feb 8, 2005

US-PAT-NO: 6853164

DOCUMENT-IDENTIFIER: US 6853164 B1

TITLE: Bandgap reference circuit

DATE-ISSUED: February 8, 2005

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Prinz; Francois X.	San Jose	CA		
Aioanei; Ovidiu	San Jose	CA		

US-CL-CURRENT: 320/119; 320/121

ABSTRACT:

A bandgap reference circuit and method of using the same are provided. The bandgap reference circuit may provide start-up requirements at substantially any voltage and at substantially any temperature. The circuit comprises an op amp (two stages of transistors) and a network of resistors and bipolar diodes. When an artificial offset of about -5 mV is introduced to the op amp, the op amp output will be high as soon as the power supply exceeds the transistors' threshold voltages. The op amp output supplies the resistor and diode network and brings the op amp inputs within desired regulation voltages.

16 Claims, 7 Drawing figures

Exemplary Claim Number: 1

Number of Drawing Sheets: 6

Full	Title	Citation	Front	Review	Classification	Date	Reference	FIG. 1	FIG. 2	FIG. 3	FIG. 4	FIG. 5	FIG. 6	FIG. 7	FIG. 8	FIG. 9	FIG. 10	FIG. 11	FIG. 12	FIG. 13	FIG. 14	FIG. 15	FIG. 16	FIG. 17	FIG. 18	FIG. 19	FIG. 20	FIG. 21	FIG. 22	FIG. 23	FIG. 24	FIG. 25	FIG. 26	FIG. 27	FIG. 28	FIG. 29	FIG. 30	FIG. 31	FIG. 32	FIG. 33	FIG. 34	FIG. 35	FIG. 36	FIG. 37	FIG. 38	FIG. 39	FIG. 40	FIG. 41	FIG. 42	FIG. 43	FIG. 44	FIG. 45	FIG. 46	FIG. 47	FIG. 48	FIG. 49	FIG. 50	FIG. 51	FIG. 52	FIG. 53	FIG. 54	FIG. 55	FIG. 56	FIG. 57	FIG. 58	FIG. 59	FIG. 60	FIG. 61	FIG. 62	FIG. 63	FIG. 64	FIG. 65	FIG. 66	FIG. 67	FIG. 68	FIG. 69	FIG. 70	FIG. 71	FIG. 72	FIG. 73	FIG. 74	FIG. 75	FIG. 76	FIG. 77	FIG. 78	FIG. 79	FIG. 80	FIG. 81	FIG. 82	FIG. 83	FIG. 84	FIG. 85	FIG. 86	FIG. 87	FIG. 88	FIG. 89	FIG. 90	FIG. 91	FIG. 92	FIG. 93	FIG. 94	FIG. 95	FIG. 96	FIG. 97	FIG. 98	FIG. 99	FIG. 100	FIG. 101	FIG. 102	FIG. 103	FIG. 104	FIG. 105	FIG. 106	FIG. 107	FIG. 108	FIG. 109	FIG. 110	FIG. 111	FIG. 112	FIG. 113	FIG. 114	FIG. 115	FIG. 116	FIG. 117	FIG. 118	FIG. 119	FIG. 120	FIG. 121	FIG. 122	FIG. 123	FIG. 124	FIG. 125	FIG. 126	FIG. 127	FIG. 128	FIG. 129	FIG. 130	FIG. 131	FIG. 132	FIG. 133	FIG. 134	FIG. 135	FIG. 136	FIG. 137	FIG. 138	FIG. 139	FIG. 140	FIG. 141	FIG. 142	FIG. 143	FIG. 144	FIG. 145	FIG. 146	FIG. 147	FIG. 148	FIG. 149	FIG. 150	FIG. 151	FIG. 152	FIG. 153	FIG. 154	FIG. 155	FIG. 156	FIG. 157	FIG. 158	FIG. 159	FIG. 160	FIG. 161	FIG. 162	FIG. 163	FIG. 164	FIG. 165	FIG. 166	FIG. 167	FIG. 168	FIG. 169	FIG. 170	FIG. 171	FIG. 172	FIG. 173	FIG. 174	FIG. 175	FIG. 176	FIG. 177	FIG. 178	FIG. 179	FIG. 180	FIG. 181	FIG. 182	FIG. 183	FIG. 184	FIG. 185	FIG. 186	FIG. 187	FIG. 188	FIG. 189	FIG. 190	FIG. 191	FIG. 192	FIG. 193	FIG. 194	FIG. 195	FIG. 196	FIG. 197	FIG. 198	FIG. 199	FIG. 200	FIG. 201	FIG. 202	FIG. 203	FIG. 204	FIG. 205	FIG. 206	FIG. 207	FIG. 208	FIG. 209	FIG. 210	FIG. 211	FIG. 212	FIG. 213	FIG. 214	FIG. 215	FIG. 216	FIG. 217	FIG. 218	FIG. 219	FIG. 220	FIG. 221	FIG. 222	FIG. 223	FIG. 224	FIG. 225	FIG. 226	FIG. 227	FIG. 228	FIG. 229	FIG. 230	FIG. 231	FIG. 232	FIG. 233	FIG. 234	FIG. 235	FIG. 236	FIG. 237	FIG. 238	FIG. 239	FIG. 240	FIG. 241	FIG. 242	FIG. 243	FIG. 244	FIG. 245	FIG. 246	FIG. 247	FIG. 248	FIG. 249	FIG. 250	FIG. 251	FIG. 252	FIG. 253	FIG. 254	FIG. 255	FIG. 256	FIG. 257	FIG. 258	FIG. 259	FIG. 260	FIG. 261	FIG. 262	FIG. 263	FIG. 264	FIG. 265	FIG. 266	FIG. 267	FIG. 268	FIG. 269	FIG. 270	FIG. 271	FIG. 272	FIG. 273	FIG. 274	FIG. 275	FIG. 276	FIG. 277	FIG. 278	FIG. 279	FIG. 280	FIG. 281	FIG. 282	FIG. 283	FIG. 284	FIG. 285	FIG. 286	FIG. 287	FIG. 288	FIG. 289	FIG. 290	FIG. 291	FIG. 292	FIG. 293	FIG. 294	FIG. 295	FIG. 296	FIG. 297	FIG. 298	FIG. 299	FIG. 300	FIG. 301	FIG. 302	FIG. 303	FIG. 304	FIG. 305	FIG. 306	FIG. 307	FIG. 308	FIG. 309	FIG. 310	FIG. 311	FIG. 312	FIG. 313	FIG. 314	FIG. 315	FIG. 316	FIG. 317	FIG. 318	FIG. 319	FIG. 320	FIG. 321	FIG. 322	FIG. 323	FIG. 324	FIG. 325	FIG. 326	FIG. 327	FIG. 328	FIG. 329	FIG. 330	FIG. 331	FIG. 332	FIG. 333	FIG. 334	FIG. 335	FIG. 336	FIG. 337	FIG. 338	FIG. 339	FIG. 340	FIG. 341	FIG. 342	FIG. 343	FIG. 344	FIG. 345	FIG. 346	FIG. 347	FIG. 348	FIG. 349	FIG. 350	FIG. 351	FIG. 352	FIG. 353	FIG. 354	FIG. 355	FIG. 356	FIG. 357	FIG. 358	FIG. 359	FIG. 360	FIG. 361	FIG. 362	FIG. 363	FIG. 364	FIG. 365	FIG. 366	FIG. 367	FIG. 368	FIG. 369	FIG. 370	FIG. 371	FIG. 372	FIG. 373	FIG. 374	FIG. 375	FIG. 376	FIG. 377	FIG. 378	FIG. 379	FIG. 380	FIG. 381	FIG. 382	FIG. 383	FIG. 384	FIG. 385	FIG. 386	FIG. 387	FIG. 388	FIG. 389	FIG. 390	FIG. 391	FIG. 392	FIG. 393	FIG. 394	FIG. 395	FIG. 396	FIG. 397	FIG. 398	FIG. 399	FIG. 400	FIG. 401	FIG. 402	FIG. 403	FIG. 404	FIG. 405	FIG. 406	FIG. 407	FIG. 408	FIG. 409	FIG. 410	FIG. 411	FIG. 412	FIG. 413	FIG. 414	FIG. 415	FIG. 416	FIG. 417	FIG. 418	FIG. 419	FIG. 420	FIG. 421	FIG. 422	FIG. 423	FIG. 424	FIG. 425	FIG. 426	FIG. 427	FIG. 428	FIG. 429	FIG. 430	FIG. 431	FIG. 432	FIG. 433	FIG. 434	FIG. 435	FIG. 436	FIG. 437	FIG. 438	FIG. 439	FIG. 440	FIG. 441	FIG. 442	FIG. 443	FIG. 444	FIG. 445	FIG. 446	FIG. 447	FIG. 448	FIG. 449	FIG. 450	FIG. 451	FIG. 452	FIG. 453	FIG. 454	FIG. 455	FIG. 456	FIG. 457	FIG. 458	FIG. 459	FIG. 460	FIG. 461	FIG. 462	FIG. 463	FIG. 464	FIG. 465	FIG. 466	FIG. 467	FIG. 468	FIG. 469	FIG. 470	FIG. 471	FIG. 472	FIG. 473	FIG. 474	FIG. 475	FIG. 476	FIG. 477	FIG. 478	FIG. 479	FIG. 480	FIG. 481	FIG. 482	FIG. 483	FIG. 484	FIG. 485	FIG. 486	FIG. 487	FIG. 488	FIG. 489	FIG. 490	FIG. 491	FIG. 492	FIG. 493	FIG. 494	FIG. 495	FIG. 496	FIG. 497	FIG. 498	FIG. 499	FIG. 500	FIG. 501	FIG. 502	FIG. 503	FIG. 504	FIG. 505	FIG. 506	FIG. 507	FIG. 508	FIG. 509	FIG. 510	FIG. 511	FIG. 512	FIG. 513	FIG. 514	FIG. 515	FIG. 516	FIG. 517	FIG. 518	FIG. 519	FIG. 520	FIG. 521	FIG. 522	FIG. 523	FIG. 524	FIG. 525	FIG. 526	FIG. 527	FIG. 528	FIG. 529	FIG. 530	FIG. 531	FIG. 532	FIG. 533	FIG. 534	FIG. 535	FIG. 536	FIG. 537	FIG. 538	FIG. 539	FIG. 540	FIG. 541	FIG. 542	FIG. 543	FIG. 544	FIG. 545	FIG. 546	FIG. 547	FIG. 548	FIG. 549	FIG. 550	FIG. 551	FIG. 552	FIG. 553	FIG. 554	FIG. 555	FIG. 556	FIG. 557	FIG. 558	FIG. 559	FIG. 560	FIG. 561	FIG. 562	FIG. 563	FIG. 564	FIG. 565	FIG. 566	FIG. 567	FIG. 568	FIG. 569	FIG. 570	FIG. 571	FIG. 572	FIG. 573	FIG. 574	FIG. 575	FIG. 576	FIG. 577	FIG. 578	FIG. 579	FIG. 580	FIG. 581	FIG. 582	FIG. 583	FIG. 584	FIG. 585	FIG. 586	FIG. 587	FIG. 588	FIG. 589	FIG. 590	FIG. 591	FIG. 592	FIG. 593	FIG. 594	FIG. 595	FIG. 596	FIG. 597	FIG. 598	FIG. 599	FIG. 600	FIG. 601	FIG. 602	FIG. 603	FIG. 604	FIG. 605	FIG. 606	FIG. 607	FIG. 608	FIG. 609	FIG. 610	FIG. 611	FIG. 612	FIG. 613	FIG. 614	FIG. 615	FIG. 616	FIG. 617	FIG. 618	FIG. 619	FIG. 620	FIG. 621	FIG. 622	FIG. 623	FIG. 624	FIG. 625	FIG. 626	FIG. 627	FIG. 628	FIG. 629	FIG. 630	FIG. 631	FIG. 632	FIG. 633	FIG. 634	FIG. 635	FIG. 636	FIG. 637	FIG. 638	FIG. 639	FIG. 640	FIG. 641	FIG. 642	FIG. 643	FIG. 644	FIG. 645	FIG. 646	FIG. 647	FIG. 648	FIG. 649	FIG. 650	FIG. 651	FIG. 652	FIG. 653	FIG. 654	FIG. 655	FIG. 656	FIG. 657	FIG. 658	FIG. 659	FIG. 660	FIG. 661	FIG. 662	FIG. 663	FIG. 664	FIG. 665	FIG. 666	FIG. 667	FIG. 668	FIG. 669	FIG. 670	FIG. 671	FIG. 672	FIG. 673	FIG. 674	FIG. 675	FIG. 676	FIG. 677	FIG. 678	FIG. 679	FIG. 680	FIG. 681	FIG. 682	FIG. 683	FIG. 684	FIG. 685	FIG. 686	FIG. 687	FIG. 688	FIG. 689	FIG. 690	FIG. 691	FIG. 692	FIG. 693	FIG. 694	FIG. 695	FIG. 696	FIG. 697	FIG. 698	FIG. 699	FIG. 700	FIG. 701	FIG. 702	FIG. 703	FIG. 704	FIG. 705	FIG. 706	FIG. 707	FIG. 708	FIG. 709	FIG. 710	FIG. 711	FIG. 712	FIG. 713	FIG. 714	FIG. 715	FIG. 716	FIG. 717	FIG. 718	FIG. 719	FIG. 720	FIG. 721	FIG. 722	FIG. 723	FIG. 724	FIG. 725	FIG. 726	FIG. 727	FIG. 728	FIG. 729	FIG. 730	FIG. 731	FIG. 732	FIG. 733	FIG. 734	FIG. 735	FIG. 736	FIG. 737	FIG. 738	FIG. 739	FIG. 740	FIG. 741	FIG. 742	FIG. 743	FIG. 744	FIG. 745	FIG. 746	FIG. 747	FIG. 748	FIG. 749	FIG. 750	FIG. 751	FIG. 752	FIG. 753	FIG. 754	FIG. 755	FIG. 756	FIG. 757	FIG. 758	FIG. 759	FIG. 760	FIG. 761	FIG. 762	FIG. 763	FIG. 764	FIG. 765	FIG. 766	FIG. 767	FIG. 768	FIG. 769	FIG. 770	FIG. 771	FIG. 772	FIG. 773	FIG. 774	FIG. 775	FIG. 776	FIG. 777	FIG. 778	FIG. 779	FIG. 780	FIG. 781	FIG. 782	FIG. 783	FIG. 784	FIG. 785	FIG. 786	FIG. 787	FIG. 788	FIG. 789	FIG. 790	FIG. 791	FIG. 792	FIG. 793	FIG. 794	FIG. 795	FIG. 796	FIG. 797	FIG. 798	FIG. 799	FIG. 800	FIG. 801	FIG. 802	FIG. 803	FIG. 804	FIG. 805	FIG. 806	FIG. 807	FIG. 808	FIG. 809	FIG. 810	FIG. 811	FIG. 812	FIG. 813	FIG. 814	FIG. 815	FIG. 816	FIG. 817	FIG. 818	FIG. 819	FIG. 820	FIG. 821	FIG. 822	FIG. 823	FIG. 824	FIG. 825	FIG. 826	FIG. 827	FIG. 828	FIG. 829	FIG. 830	FIG. 831	FIG. 832	FIG. 833	FIG. 834	FIG. 835	FIG. 836	FIG. 837	FIG. 838	FIG. 839	FIG. 840	FIG. 841	FIG. 842	FIG. 843	FIG. 844	FIG. 845	FIG. 846	FIG. 847	FIG. 848	FIG. 849	FIG. 850	FIG. 851	FIG. 852	FIG. 853	FIG. 854	FIG. 855	FIG. 856	FIG. 857	FIG. 858	FIG. 859	FIG. 860	FIG. 861	FIG. 862	FIG. 863	FIG. 864	FIG. 865	FIG. 866	FIG. 867	FIG. 868	FIG. 869	FIG. 870	FIG. 871	FIG. 872	FIG. 873	FIG. 874	FIG. 875	FIG. 876	FIG. 877	FIG. 878	FIG. 879	FIG. 880	FIG. 881	FIG. 882	FIG. 883	FIG. 884	FIG. 885	FIG. 886	FIG. 887	FIG. 888	FIG. 889	FIG. 890	FIG. 891	FIG. 892	FIG. 893	FIG. 894	FIG. 895	FIG. 896	FIG. 897	FIG. 898	FIG. 899	FIG. 900	FIG. 901	FIG. 902	FIG. 903	FIG. 904	FIG. 905	FIG. 906	FIG. 907	FIG. 908	FIG. 909	FIG. 910	FIG. 911	FIG. 912	FIG. 913	FIG. 914	FIG. 915	FIG. 916	FIG. 917	FIG. 918	FIG. 919	FIG. 920	FIG. 921	FIG. 922	FIG. 923	FIG. 924	FIG. 925	FIG. 926	FIG. 927	FIG. 928	FIG. 929	FIG. 930	FIG. 931	FIG. 932	FIG. 933	FIG. 934	FIG. 935	FIG. 936	FIG. 937	FIG. 938	FIG. 939	FIG. 940	FIG. 941	FIG. 942	FIG. 943	FIG. 944	FIG. 945	FIG. 946	FIG. 947	FIG. 948	FIG. 949	FIG. 950	FIG. 951	FIG. 952	FIG. 953	FIG. 954	FIG. 955	FIG. 956	FIG. 957	FIG. 958	FIG. 959	FIG. 960	FIG. 961	FIG. 962	FIG. 963	FIG. 964	FIG. 965	FIG. 966	FIG. 967	FIG. 968	FIG. 969	FIG. 970	FIG. 971	FIG. 972	FIG. 973	FIG. 974	FIG. 975	FIG. 976	FIG. 977	FIG. 978	FIG. 979	FIG. 980	FIG. 981	FIG. 982	FIG. 983	FIG. 984	FIG. 985	FIG. 986	FIG. 987	FIG. 988	FIG. 989	FIG. 990	FIG. 991	FIG. 992	FIG. 993	FIG. 994	FIG. 995	FIG. 996	FIG. 997	FIG. 998	FIG. 999	FIG. 1000	FIG. 1001	FIG. 1002	FIG. 1003	FIG. 1004	FIG. 1005	FIG. 1006	FIG. 1007	FIG. 1008	FIG. 1009	FIG. 1010	FIG. 1011	FIG. 1012	FIG. 1013	FIG. 1014	FIG. 1015	FIG. 1016	FIG. 1017	FIG. 1018	FIG. 1019	FIG. 1020	FIG. 1021	FIG. 1022	FIG. 1023	FIG. 1024	FIG. 1025	FIG. 1026	FIG. 1027	FIG. 1028	FIG. 1029	FIG. 1030	FIG. 1031	FIG. 1032	FIG. 1033	FIG. 1034	FIG. 1035	FIG. 1036	FIG. 1037	FIG. 1038	FIG. 1039	FIG. 1040	FIG. 1041	FIG. 1042	FIG. 1043	FIG. 1044	FIG. 1045	FIG. 1046	FIG. 1047	FIG. 1048	FIG. 1049	FIG. 1050	FIG. 1051	FIG. 1052	FIG. 1053	FIG. 1054	FIG. 1055	FIG. 1056	FIG. 1057	FIG. 1058	FIG. 1059	FIG. 1060	FIG. 1061	FIG. 1062	FIG. 1063	FIG. 1064	FIG. 1065	FIG. 1066	FIG. 1067	FIG. 1068	FIG. 1069	FIG. 1070	FIG. 1071	FIG. 1072	FIG. 1073	FIG. 1074	FIG. 1075	FIG. 1076	FIG. 1077	FIG. 1078	FIG. 1079	FIG. 1080	FIG. 1081	FIG. 1082	FIG. 1083	FIG. 1084	FIG. 1085	FIG. 1086	FIG. 1087	FIG. 1088	FIG. 1089	FIG. 1090	FIG. 1091	FIG. 1092	FIG. 1093	FIG. 1094	FIG. 1095	FIG. 1096	FIG. 1097	FIG. 1098	FIG. 1099	FIG. 1100	FIG. 1101	FIG. 1102	FIG. 1103	FIG. 1104	FIG. 1105	FIG. 1106	FIG. 1107	FIG. 1108	FIG. 1109	FIG. 1110	FIG. 1111	FIG. 1112	FIG. 1113	FIG. 1114	FIG. 1115	FIG. 1116	FIG. 1117	FIG. 1118	FIG. 1119	FIG. 1120
------	-------	----------	-------	--------	----------------	------	-----------	--------	--------	--------	--------	--------	--------	--------	--------	--------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------

dynamic operating characteristics of tested devices. Transient and constant-steady-state pressures and flow rates are precisely defined and compared. Constant fluid conductance is represented by transverse lines on performance graphs. Constant- and periodic-steady-state pressures and flow rates are achieved in less than two seconds. Temperature sensitivity of fluid control devices is determined. Fluid-pressure and fluid-flow-rate data correlated with sound data create audio-visual representations. Three-dimensional amplitude-frequency-time sound signatures are displayed graphically.

30 Claims, 40 Drawing figures
Exemplary Claim Number: 1
Number of Drawing Sheets: 17

Full	Title	Citation	Front	Review	Classification	Date	Reference			Claims	Index	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	--	--	--------	-------	--------

☐ 4. Document ID: US 6772414 B1

L5: Entry 4 of 60

File: USPT

Aug 3, 2004

US-PAT-NO: 6772414
DOCUMENT-IDENTIFIER: US 6772414 B1

TITLE: Lifetime-sensitive mechanism and method for hoisting invariant computations out of loops in a computer program

DATE-ISSUED: August 3, 2004

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Roediger; Robert Ralph	Rochester	MN		
Schmidt; William Jon	Rochester	MN		

US-CL-CURRENT: 717/160; 717/150, 717/156

ABSTRACT:

A mechanism and method for hoisting invariant computations from loops analyzes the lifetimes of fixed processor resources defined by an instruction, and determines whether a group of computations present in multiple instructions within the lifetime are, taken together, loop-invariant and legal to hoist from the loop. If the group of computations within the lifetime of the fixed processor resource are loop-invariant and hoistable, all of the computations are hoisted out of the loop as a group. By determining the lifetimes of fixed processor resources defined in an instruction, the hoisting mechanism succeeds in hoisting out groups of computations that cannot be individually hoisted out of a loop, thereby achieving better performance when the computer program executes.

15 Claims, 13 Drawing figures
Exemplary Claim Number: 1
Number of Drawing Sheets: 8

Full	Title	Citation	Front	Review	Classification	Date	Reference			Claims	Index	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	--	--	--------	-------	--------

☐ 5. Document ID: US 6766239 B2

L5: Entry 5 of 60

File: USPT

Jul 20, 2004

US-PAT-NO: 6766239

DOCUMENT-IDENTIFIER: US 6766239 B2

TITLE: Advanced wheel slip detection using suspension system information

DATE-ISSUED: July 20, 2004

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Barron; Richard J.	Ann Arbor	MI		
Milot; Danny R.	Ann Arbor	MI		

US-CL-CURRENT: 701/71; 180/197, 303/139, 701/70, 701/79, 701/82, 701/91

ABSTRACT:

The present invention determines a longitudinal wheel speed of an individual wheel from an angular rate signal from a wheel rotation sensor. Vehicle suspension information or operating characteristics are input to a suspension system mathematical model to determine instantaneous rolling radius, taking into account changes in tire rolling radius resulting from vertical motion of the road surface. Improved accuracy of wheel speed permits less severe filtering of wheel speeds in detecting wheel slip and/or modified speed and acceleration thresholds in slip control.

16 Claims, 10 Drawing figures

Exemplary Claim Number: 1

Number of Drawing Sheets: 7

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstract	Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	----------	--------	-------	----------

☐ 6. Document ID: US 6724329 B2

L5: Entry 6 of 60

File: USPT

Apr 20, 2004

US-PAT-NO: 6724329

DOCUMENT-IDENTIFIER: US 6724329 B2

**** See image for Certificate of Correction ****

TITLE: Decision feedback equalization employing a lookup table

DATE-ISSUED: April 20, 2004

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Casper; Bryan K.	Hillsboro	OR		

US-CL-CURRENT: 341/106; 341/118, 341/120, 341/123, 341/155

ABSTRACT:

A decision feedback equalizer includes a lookup table device. The lookup table device may include a shift register and memory, or may include multiple shift registers and memories. Near-end crosstalk may be reduced using a lookup table device. Echo in a bi-directional port circuit may also be reduced using a lookup table device.

20 Claims, 14 Drawing figures

Exemplary Claim Number: 1

Number of Drawing Sheets: 13

Full	Title	Citation	Front	Review	Classification	Date	Reference	Claims	1000	Draw
------	-------	----------	-------	--------	----------------	------	-----------	--------	------	------

☐ 7. Document ID: US 6665864 B1

L5: Entry 7 of 60

File: USPT

Dec 16, 2003

US-PAT-NO: 6665864

DOCUMENT-IDENTIFIER: US 6665864 B1

TITLE: Method and apparatus for generating code for array range check and method and apparatus for versioning

DATE-ISSUED: December 16, 2003

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Kawahito; Motohiro	Sagamihara			JP
Komatsu; Hideaki	Yokohama			JP
Yasue; Toshiaki	Sagamihara			JP

US-CL-CURRENT: 717/151; 717/122, 717/152, 717/160

ABSTRACT:

The present invention eliminates redundant array range checks. A two-phased check is performed, namely a wide range check is performed by combining a plurality of array range checks, and a strict range check is unsuccessful, so as to reduce the number of range checks at execution time and allow execution at high speed. For instance, it is possible with a processor such as PowerPC, by using a flag, to invalidate a code for performing an array range check at high speed without increasing a code size. Consequently, the number of array range checks to be executed can be reduced so as to allow execution at high speed. Also, for instance, a plurality of array range checks can be combined without considering existence of instructions which cause a side effect. Consequently, the number of array range checks to be executed can be reduced so as to allow execution at high speed. In addition, a versioning is performed by using, as array access information for versioning, information of array access information for versioning information of array accesses which are always performed even if passing through any execution path in a loop so that there are fewer cases where it goes to a version with a larger number of array range checks at execution time.

18 Claims, 15 Drawing figures
Exemplary Claim Number: 1
Number of Drawing Sheets: 10

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstract	Claims	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	----------	--------	----------

☐ 8. Document ID: US 6614296 B2

L5: Entry 8 of 60

File: USPT

Sep 2, 2003

US-PAT-NO: 6614296
DOCUMENT-IDENTIFIER: US 6614296 B2

TITLE: Equalization of a transmission line signal using a variable offset comparator

DATE-ISSUED: September 2, 2003

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Casper; Bryan K.	Hillsboro	OR		

US-CL-CURRENT: 330/9; 327/307, 330/252, 330/258, 330/259, 703/1, 703/13

ABSTRACT:

According to an embodiment, an equalization loop has a comparator with an input to receive a transmission line analog signal level. The comparator has a substantially variable offset that is controllable to represent a variable reference level. An output of the comparator provides a value that represents a comparison between the transmission line analog signal level and the variable reference level.

19 Claims, 9 Drawing figures
Exemplary Claim Number: 8
Number of Drawing Sheets: 8

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstract	Claims	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	----------	--------	----------

☐ 9. Document ID: US 6556509 B1

L5: Entry 9 of 60

File: USPT

Apr 29, 2003

US-PAT-NO: 6556509
DOCUMENT-IDENTIFIER: US 6556509 B1

TITLE: Demodulator and method for interferometric outputs of increased accuracy

DATE-ISSUED: April 29, 2003

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Cekorich; Allen Curtis	Walnut Creek	CA		
Davis; Joseph Grau	Lafayette	CA		

US-CL-CURRENT: 356/477; 356/460

ABSTRACT:

An apparatus and method is presented to provide wide dynamic range balanced measurements of the input phase to an interferometer using a phase generated carrier especially useful utilizing time multiplexing to demodulate a series of interferometers with high accuracy. A modulation drive output is provided by the invention and maintained under operation at the optimum amplitude by an internal feedback loop. The resulting highly stable system which is time balanced, can be fabricated from an analog to digital converter, a digital signal processor, and a digital to analog converter making low cost open loop demodulators a reality.

27 Claims, 41 Drawing figures
 Exemplary Claim Number: 1
 Number of Drawing Sheets: 13

Full	Title	Citation	Front	Review	Classification	Date	Reference	Claims	FIGS	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	--------	------	----------

☐ 10. Document ID: US 6505778 B1

L5: Entry 10 of 60

File: USPT

Jan 14, 2003

US-PAT-NO: 6505778

DOCUMENT-IDENTIFIER: US 6505778 B1

**** See image for Certificate of Correction ****

TITLE: Optical reader with selectable processing characteristics for reading data in multiple formats

DATE-ISSUED: January 14, 2003

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Reddersen; Brad R.	Eugene	OR		
Bremer; Edward C.	Rochester	NY		
La; Chay K.	Rochester	NY		
Deloge; Stephen P.	Rochester	NY		
Boyd; Raymond J.	Bloomfield	NY		
Cooper; Shane P.	Walworth	NY		
Zaverukha; Ilya	Penfield	NY		

US-CL-CURRENT: 235/462.25; 235/462.26

ABSTRACT:

A multi-function optical reader comprises an photosensor, such as a charge-device

(CCD), and signal conditioning and processing circuitry including separate channels for handling data in different formats. A bar code processing channel digitizes the scan signal according to light and dark features using a first-derivative technique, and an OMR processing channel uses an adaptive threshold to adapt to different light conditions and provide a boundary line for digitizing light and dark features of the target scan line. A feature measurement circuit measures the widths of the light and dark regions as derived by the separate processing channels, and provides the feature measurements to a decoding system or host terminal processor. The scan rate of the optical reader can be adjusted according to the data format to be read or the level of ambient light, to avoid saturation. The optical reader can provide multiple depth-of-field zones, both internal and external to an optical reader housing. The optical reader may provide for image capture and optical character recognition.

22 Claims, 49 Drawing figures
 Exemplary Claim Number: 1
 Number of Drawing Sheets: 38

Full	Title	Citation	Front	Review	Classification	Date	Reference			Claims	FIGS	Drawing
------	-------	----------	-------	--------	----------------	------	-----------	--	--	--------	------	---------

☐ 11. Document ID: US 6461604 B1

L5: Entry 11 of 60

File: USPT

Oct 8, 2002

US-PAT-NO: 6461604
 DOCUMENT-IDENTIFIER: US 6461604 B1

TITLE: Crystalline IL-6 and models of the molecular structure of IL-6

DATE-ISSUED: October 8, 2002

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Somers; William S.	Boston	MA		
Stahl; Mark L.	Wilmington	MA		
Seehra; Jasbir S.	Lexington	MA		
Xu; Guang-Yi	Arlington	MA		
McDonagh; Thomas E.	Acton	MA		
Yu; Hsiang-Ai	Andover	MA		
Hong; Jin	Ayer	MA		

US-CL-CURRENT: 424/85.2; 435/69.52, 530/351, 530/402, 530/412, 530/418, 530/419, 530/420

ABSTRACT:

Crystallographic and NMR solution structures of human IL-6 are reported. The invention provides models and systems incorporating such structures which are useful for identifying IL-6/IL-6 receptor interactions and for identification of agonists and antagonists of such interactions. Crystalline human IL-6 is also provided.

14 Claims, 18 Drawing figures

Exemplary Claim Number: 1
Number of Drawing Sheets: 15

Full	Title	Citation	Front	Revision	Classification	Date	Reference			Claims	Index	Drawings
------	-------	----------	-------	----------	----------------	------	-----------	--	--	--------	-------	----------

☐ 12. Document ID: US 6392547 B1

L5: Entry 12 of 60

File: USPT

May 21, 2002

US-PAT-NO: 6392547
DOCUMENT-IDENTIFIER: US 6392547 B1

TITLE: Proximity monitoring system and associated methods

DATE-ISSUED: May 21, 2002

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Stewart; Art	Melbourne Beach	FL		
Olaker; David Allen	Melbourne	FL		

US-CL-CURRENT: 340/573.1; 340/551, 340/825.36

ABSTRACT:

A proximity detection system includes a magnetic field generator for generating a rotating magnetic field having a decreasing intensity over an increasing separation distance, and a magnetic field detector being relatively movable and generating a crossing indication based upon an intensity threshold in the rotating magnetic field being crossed as a threshold separation distance from the magnetic field generator is crossed. The system may also include a transmitter for transmitting a signal relating to the crossing indication from the magnetic field detector. The magnetic field generator may generate a substantially constant amplitude rotating magnetic field vector, and the magnetic field detector may comprise a plurality of orthogonal detection coils. The rotating magnetic field provides a relatively sharp cut-off threshold separation distance defining a perimeter for proximity detection.

46 Claims, 6 Drawing figures
Exemplary Claim Number: 1
Number of Drawing Sheets: 4

Full	Title	Citation	Front	Revision	Classification	Date	Reference			Claims	Index	Drawings
------	-------	----------	-------	----------	----------------	------	-----------	--	--	--------	-------	----------

☐ 13. Document ID: US 6366591 B1

L5: Entry 13 of 60

File: USPT

Apr 2, 2002

US-PAT-NO: 6366591
DOCUMENT-IDENTIFIER: US 6366591 B1

TITLE: Technique for treating channel impairments involving measuring a digital

loss in transmitted signals in data communications

DATE-ISSUED: April 2, 2002

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Lai; Yhean-Sen	Warren	NJ		

US-CL-CURRENT: 370/523

ABSTRACT:

In a communications arrangement, a first pulse code modulation (PCM) modem communicates data in the form of PCM words with a second PCM modem through a public switched telephone network (PSTN). Transmitted signals representing PCM words may be affected by robbed bit signaling occasioned by the PSTN such that the least significant bits (LSBs) of certain transmitted PCM words are "robbed" and substituted with signaling bits. In addition, the transmitted signals are attenuated because of a digital loss imposed by a switch in the PSTN. During training of a PCM modem, any occurrence of robbed bit signaling is identified, and a signal level conversion table is created. This table contains each transmitted PCM word and the received signal level corresponding thereto. In accordance with the invention, the digital loss is measured based on those received signal levels in the table which are free of robbed bit signaling.

35 Claims, 6 Drawing figures

Exemplary Claim Number: 1

Number of Drawing Sheets: 5

Full	Title	Citation	Front	Review	Classification	Date	Reference			Claims	Foot	Draw
------	-------	----------	-------	--------	----------------	------	-----------	--	--	--------	------	------

☐ 14. Document ID: US 6311895 B1

L5: Entry 14 of 60

File: USPT

Nov 6, 2001

US-PAT-NO: 6311895

DOCUMENT-IDENTIFIER: US 6311895 B1

TITLE: Optical reader with condensed CMOS circuitry

DATE-ISSUED: November 6, 2001

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Olmstead; Bryan L.	Eugene	OR		
Colley; James E.	Eugene	OR		

US-CL-CURRENT: 235/462.41; 235/454, 235/470

ABSTRACT:

An optical or symbol reader including CMOS circuitry preferably integrated on a

single chip. A CMOS optical reader chip comprises a CMOS imaging array having a plurality of pixels each with a dedicated pixel-site circuit. Charge is accumulated at each pixel location transferred upon demand to a common bus. In a preferred embodiment, exposure time of the imaging array is controlled using a feedback loop. One or more exposure control pixels are positioned adjacent to or within the imaging array and receive light along with the imaging array. The charge of the exposure control pixel or pixels is measured against a threshold level, and the amount of time taken to reach the threshold level determines the time exposure of the pixels of the imaging array. CMOS signal processing circuitry is employed which, in combination with the exposure control circuitry, minimizes time-to-read over a large range of light levels, while performing spatially optimal filtering. Clocking cycles and control signals are time-adjusted in accordance with the varying output frequency of the imaging array so as to provide invariant frequency response by the signal processing circuitry. A multi-dimensional CMOS imaging array is also provided having simultaneous pixel exposure with non-destructive readout of the pixel contents.

28 Claims, 20 Drawing figures
Exemplary Claim Number: 1
Number of Drawing Sheets: 11

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstract	Claims	Drawings	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	----------	--------	----------	----------

☐ 15. Document ID: US 6301706 B1

L5: Entry 15 of 60

File: USPT

Oct 9, 2001

US-PAT-NO: 6301706

DOCUMENT-IDENTIFIER: US 6301706 B1

TITLE: Compiler method and apparatus for elimination of redundant speculative computations from innermost loops

DATE-ISSUED: October 9, 2001

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Maslennikov; Dmitry M.	Moscow			RU
Volkonsky; Vladimir Y.	Moscow			RU

US-CL-CURRENT: 717/160; 712/24, 712/241

ABSTRACT:

A method and system for use with VLIW processing architectures for avoiding redundant speculative computations in the compilation of the innermost loops. The method includes identifying a plurality of compiled flow paths, where each of the paths includes a plurality of conditions associated with the loop that permits transformation of the loop for more optimum execution. It is then determined whether the loop has an inductive variable and a conditional statement that depends on the inductive variable. It is also determined whether the loop set up values of the inductive variables to subsets, and at least one of which the conditional statement is a loop invariant. Finally, if conditions in the determination steps satisfy the conditions of one of the paths, the loop is transformed into two

consecutive loops executable with a reduced set of values of the inductive variable.

6 Claims, 1 Drawing figures
Exemplary Claim Number: 6
Number of Drawing Sheets: 1

Full	Title	Citation	Front	Review	Classification	Date	Reference	Figures	Claims	Footnote	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	---------	--------	----------	----------

☐ 16. Document ID: US 6276605 B1

L5: Entry 16 of 60

File: USPT

Aug 21, 2001

US-PAT-NO: 6276605
DOCUMENT-IDENTIFIER: US 6276605 B1

TITLE: Optical reader with condensed CMOS circuitry

DATE-ISSUED: August 21, 2001

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Olmstead; Bryan L.	Eugene	OR		
Colley; James E.	Eugene	OR		

US-CL-CURRENT: 235/462.41; 235/454, 235/470

ABSTRACT:

An optical or symbol reader including CMOS circuitry preferably integrated on a single chip. A CMOS optical reader chip comprises a CMOS imaging array having a plurality of pixels each with a dedicated pixel-site circuit. Charge is accumulated at each pixel location transferred upon demand to a common bus. In a preferred embodiment, exposure time of the imaging array is controlled using a feedback loop. One or more exposure control pixels are positioned adjacent to or within the imaging array and receive light along with the imaging array. The charge of the exposure control pixel or pixels is measured against a threshold level, and the amount of time taken to reach the threshold level determines the time exposure of the pixels of the imaging array. CMOS signal processing circuitry is employed which, in combination with the exposure control circuitry, minimizes time-to-read over a large range of light levels, while performing spatially optimal filtering. Clocking cycles and control signals are time-adjusted in accordance with the varying output frequency of the imaging array so as to provide invariant frequency response by the signal processing circuitry. A multi-dimensional CMOS imaging array is also provided having simultaneous pixel exposure with non-destructive readout of the pixel contents.

20 Claims, 20 Drawing figures
Exemplary Claim Number: 1
Number of Drawing Sheets: 10

Full	Title	Citation	Front	Review	Classification	Date	Reference	Figures	Claims	Footnote	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	---------	--------	----------	----------

☐ 17. Document ID: US 6230975 B1

L5: Entry 17 of 60

File: USPT

May 15, 2001

US-PAT-NO: 6230975

DOCUMENT-IDENTIFIER: US 6230975 B1

TITLE: Optical reader with adaptive exposure control

DATE-ISSUED: May 15, 2001

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Colley; James E.	Eugene	OR		
Olmstead; Bryan L.	Eugene	OR		

US-CL-CURRENT: 235/462.06; 235/462.25

ABSTRACT:

An optical or symbol reader including CMOS circuitry preferably integrated on a single chip. A CMOS optical reader chip comprises a CMOS imaging array having a plurality of pixels each with a dedicated pixel-site circuit. Charge is accumulated at each pixel location transferred upon demand to a common bus. In a preferred embodiment, exposure time of the imaging array is controlled using a feedback loop. One or more exposure control pixels are positioned adjacent to or within the imaging array and receive light along with the imaging array. The charge of the exposure control pixel or pixels is measured against a threshold level, and the amount of time taken to reach the threshold level determines the time exposure of the pixels of the imaging array. CMOS signal processing circuitry is employed which, in combination with the exposure control circuitry, minimizes time-to-read over a large range of light levels, while performing spatially optimal filtering. Clocking cycles and control signals are time-adjusted in accordance with the varying output frequency of the imaging array so as to provide invariant frequency response by the signal processing circuitry. A multi-dimensional CMOS imaging array is also provided having simultaneous pixel exposure with non-destructive readout of the pixel contents.

24 Claims, 20 Drawing figures

Exemplary Claim Number: 1

Number of Drawing Sheets: 10

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstract	Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	----------	--------	-------	----------

☐ 18. Document ID: US 6195676 B1

L5: Entry 18 of 60

File: USPT

Feb 27, 2001

US-PAT-NO: 6195676

DOCUMENT-IDENTIFIER: US 6195676 B1

TITLE: Method and apparatus for user side scheduling in a multiprocessor operating system program that implements distributive scheduling of processes

DATE-ISSUED: February 27, 2001

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Spix; George A.	Eau Claire	WI		
Wengelski; Diane M.	Eau Claire	WI		
Hawkinson; Stuart W.	Eau Claire	WI		
Johnson; Mark D.	Eau Claire	WI		
Burke; Jeremiah D.	Eau Claire	WI		
Thompson; Keith J.	Eau Claire	WI		
Gaertner; Gregory G.	Eau Claire	WI		
Brussino; Giacomo G.	Eau Claire	WI		
Hessel; Richard E.	Altoona	WI		
Barkai; David M.	Eau Claire	WI		
Chen; Steve S.	Chippewa Falls	WI		
Oslon; Steven G.	Chippewa Falls	WI		
Strout, II; Robert E.	Livermore	CA		
Masamitsu; Jon A.	Livermore	CA		
Cox; David M.	Livermore	CA		
O'Gara; Linda J.	Livermore	CA		
O'Hair; Kelly T.	Livermore	CA		
Seberger; David A.	Livermore	CA		
Rasbold; James C.	Livermore	CA		
Cramer; Timothy J.	Pleasanton	CA		
Van Dyke; Don A.	Pleasanton	CA		
Chandramouli; Ashok	Fremont	CA		

US-CL-CURRENT: 718/107

ABSTRACT:

An integrated software architecture for a highly parallel multiprocessor system having multiple tightly-coupled processors that share a common memory efficiently controls the interface with and execution of programs on such a multiprocessor system. The software architecture combines a symmetrically integrated multithreaded operating system and an integrated parallel user environment. The operating system distributively implements an anarchy-based scheduling model for the scheduling of processes and resources by allowing each processor to access a single image of the operating system stored in the common memory that operates on a common set of operating system shared resources. The user environment provides a common visual representation for a plurality of program development tools that provide compilation, execution and debugging capabilities for multithreaded user programs and assumes parallelism as the standard mode of operation.

6 Claims, 59 Drawing figures
Exemplary Claim Number: 1
Number of Drawing Sheets: 55

Full	Title	Citation	Front	Review	Classification	Date	Reference	Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	--------	-------	----------

☐ 19. Document ID: US 6176429 B1

L5: Entry 19 of 60

File: USPT

Jan 23, 2001

US-PAT-NO: 6176429

DOCUMENT-IDENTIFIER: US 6176429 B1

TITLE: Optical reader with selectable processing characteristics for reading data in multiple formats

DATE-ISSUED: January 23, 2001

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Reddersen; Brad R.	Eugene	OR		
Bremer; Edward C.	Rochester	NY		
La; Chay K.	Rochester	NY		
Deloge; Stephen P.	Rochester	NY		
Boyd; Raymond J.	Bloomfield	NY		
Cooper; Shane P.	Walworth	NY		
Zaverukha; Ilya	Penfield	NY		

US-CL-CURRENT: 235/462.25; 235/462.28

ABSTRACT:

A multi-function optical reader comprises an photosensor, such as a charge-device (CCD), and signal conditioning and processing circuitry including separate channels for handling data in different formats. A bar code processing channel digitizes the scan signal according to light and dark features using a first-derivative technique, and an OMR processing channel uses an adaptive threshold to adapt to different light conditions and provide a boundary line for digitizing light and dark features of the target scan line. A feature measurement circuit measures the widths of the light and dark regions as derived by the separate processing channels, and provides the feature measurements to a decoding system or host terminal processor. The scan rate of the optical reader can be adjusted according to the data format to be read or the level of ambient light, to avoid saturation. The optical reader can provide multiple depth-of-field zones, both internal and external to an optical reader housing. The optical reader may provide for image capture and optical character recognition.

32 Claims, 49 Drawing figures

Exemplary Claim Number: 1

Number of Drawing Sheets: 38

Full	Title	Citation	Front	Review	Classification	Date	Reference	Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	--------	-------	----------

☐ 20. Document ID: US 6173894 B1

US-PAT-NO: 6173894

DOCUMENT-IDENTIFIER: US 6173894 B1

TITLE: Optical reader with addressable pixels

DATE-ISSUED: January 16, 2001

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Olmstead; Bryan L.	Eugene	OR		
Colley; James E.	Eugene	OR		

US-CL-CURRENT: 235/462.17; 235/462.01

ABSTRACT:

An optical or symbol reader including CMOS circuitry preferably integrated on a single chip. A CMOS optical reader chip comprises a CMOS imaging array having a plurality of pixels each with a dedicated pixel-site circuit. Charge is accumulated at each pixel location transferred upon demand to a common bus. In a preferred embodiment, exposure time of the imaging array is controlled using a feedback loop. One or more exposure control pixels are positioned adjacent to or within the imaging array and receive light along with the imaging array. The charge of the exposure control pixel or pixels is measured against a threshold level, and the amount of time taken to reach the threshold level determines the time exposure of the pixels of the imaging array. CMOS signal processing circuitry is employed which, in combination with the exposure control circuitry, minimizes time-to-read over a large range of light levels, while performing spatially optimal filtering. Clocking cycles and control signals are time-adjusted in accordance with the varying output frequency of the imaging array so as to provide invariant frequency response by the signal processing circuitry. A multi-dimensional CMOS imaging array is also provided having simultaneous pixel exposure with non-destructive readout of the pixel contents.

15 Claims, 20 Drawing figures

Exemplary Claim Number: 1

Number of Drawing Sheets: 10

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstract	Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	----------	--------	-------	----------

☐ 21. Document ID: US 6157231 A

US-PAT-NO: 6157231

DOCUMENT-IDENTIFIER: US 6157231 A

TITLE: Delay stabilization system for an integrated circuit

DATE-ISSUED: December 5, 2000

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Wasson; Timothy M.	Portland	OR		

US-CL-CURRENT: 327/156; 327/158, 327/161

ABSTRACT:

A system for stabilizing a delay through a signal path of an integrated circuit (IC) includes an oscillator for producing a periodic first reference signal, a delay circuit for delaying the first reference signal to produce a periodic second reference signal, and a loop controller for adjusting the magnitude of the IC's power supply so as to maintain a constant phase difference between the first and second reference signals. By adjusting the power supply magnitude, the loop controller also stabilizes signal path delays through logic circuits implemented in the IC. The oscillator is formed by a logic gate implemented in the IC and a passive delay line feeding the logic gate's output back to its input. The delay of the delay circuit is programmably adjustable to allow for adjustment of the signal path delay through the IC.

17 Claims, 3 Drawing figures

Exemplary Claim Number: 1

Number of Drawing Sheets: 2

Full	Title	Citation	Front	Review	Classification	Date	Reference	Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	--------	-------	----------

☐ 22. Document ID: US 6155488 A

L5: Entry 22 of 60

File: USPT

Dec 5, 2000

US-PAT-NO: 6155488

DOCUMENT-IDENTIFIER: US 6155488 A

TITLE: Optical reader with adaptive exposure control

DATE-ISSUED: December 5, 2000

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Olmstead; Bryan L.	Eugene	OR		
Colley; James E.	Eugene	OR		

US-CL-CURRENT: 235/440; 235/462.01

ABSTRACT:

An optical or symbol reader including CMOS circuitry preferably integrated on a single chip. A CMOS optical reader chip comprises a CMOS imaging array having a plurality of pixels each with a dedicated pixel-site circuit. Charge is accumulated at each pixel location transferred upon demand to a common bus. In a preferred embodiment, exposure time of the imaging array is controlled using a feedback loop. One or more exposure control pixels are positioned adjacent to or within the imaging array and receive light along with the imaging array. The charge of the

exposure control pixel or pixels is measured against a threshold level, and the amount of time taken to reach the threshold level determines the time exposure of the pixels of the imaging array. CMOS signal processing circuitry is employed which, in combination with the exposure control circuitry, minimizes time-to-read over a large range of light levels, while performing spatially optimal filtering. Clocking cycles and control signals are time-adjusted in accordance with the varying output frequency of the imaging array so as to provide invariant frequency response by the signal processing circuitry. A multi-dimensional CMOS imaging array is also provided having simultaneous pixel exposure with non-destructive readout of the pixel contents.

22 Claims, 20 Drawing figures
Exemplary Claim Number: 1
Number of Drawing Sheets: 10

Full	Title	Citation	Front	Review	Classification	Date	Reference	Fig. 1	Fig. 2	Fig. 3	Fig. 4	Fig. 5	Fig. 6	Fig. 7	Fig. 8	Fig. 9	Fig. 10	Fig. 11	Fig. 12	Fig. 13	Fig. 14	Fig. 15	Fig. 16	Fig. 17	Fig. 18	Fig. 19	Fig. 20	Claims	Index	Draw. 1
------	-------	----------	-------	--------	----------------	------	-----------	--------	--------	--------	--------	--------	--------	--------	--------	--------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	--------	-------	---------

☐ 23. Document ID: US 6152368 A

L5: Entry 23 of 60

File: USPT

Nov 28, 2000

US-PAT-NO: 6152368

DOCUMENT-IDENTIFIER: US 6152368 A

**** See image for Certificate of Correction ****

TITLE: Optical reader with addressable pixels

DATE-ISSUED: November 28, 2000

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Olmstead; Bryan L.	Eugene	OR		
Colley; James E.	Eugene	OR		

US-CL-CURRENT: 235/454; 235/462.41, 235/470

ABSTRACT:

An optical or symbol reader including CMOS circuitry preferably integrated on a single chip. A CMOS optical reader chip comprises a CMOS imaging array having a plurality of pixels each with a dedicated pixel-site circuit. Charge is accumulated at each pixel location transferred upon demand to a common bus. In a preferred embodiment, exposure time of the imaging array is controlled using a feedback loop. One or more exposure control pixels are positioned adjacent to or within the imaging array and receive light along with the imaging array. The charge of the exposure control pixel or pixels is measured against a threshold level, and the amount of time taken to reach the threshold level determines the time exposure of the pixels of the imaging array. CMOS signal processing circuitry is employed which, in combination with the exposure control circuitry, minimizes time-to-read over a large range of light levels, while performing spatially optimal filtering. Clocking cycles and control signals are time-adjusted in accordance with the varying output frequency of the imaging array so as to provide invariant frequency response by the signal processing circuitry. A multi-dimensional CMOS imaging array is also provided having simultaneous pixel exposure with non-destructive readout of

the pixel contents.

11 Claims, 20 Drawing figures

Exemplary Claim Number: 1

Number of Drawing Sheets: 10

Full	Title	Citation	Front	Review	Classification	Date	Reference			Claims	FIGS	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	--	--	--------	------	----------

☐ 24. Document ID: US 6141169 A

L5: Entry 24 of 60

File: USPT

Oct 31, 2000

US-PAT-NO: 6141169

DOCUMENT-IDENTIFIER: US 6141169 A

TITLE: System and method for control of low frequency input levels to an amplifier and compensation of input offsets of the amplifier

DATE-ISSUED: October 31, 2000

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Pietruszynski; David M.	Austin	TX		
Hein; Jerrell P.	Driftwood	TX		
Bliss; William G.	Thornton	CO		
Feyh; German S.	Boulder	CO		

US-CL-CURRENT: 360/67; 330/260

ABSTRACT:

A system and method for an amplifier control circuit is provided which does not require the use of a large off-chip or on-chip capacitor for achieving a low frequency coupling corner, while still effectively allowing AC coupling the data detection circuit. In addition, the input offset voltage to the amplifier may be compensated and the inherent random low frequency input voltages provided to the amplifier may be controlled or canceled.

Further, the amplifier control circuitry includes a freeze capability which allows the control circuitry to halt all updates to the input offset/low frequency control circuit when the voltage input signal is interrupted. In addition low frequency control and offset compensation updates may be performed without causing large output signal glitches so that the integrity of the received signal will not be compromised. In a preferred embodiment the system and method may be utilized for data detection circuits utilized in conjunction with optical disks.

14 Claims, 10 Drawing figures

Exemplary Claim Number: 1

Number of Drawing Sheets: 7

Full	Title	Citation	Front	Review	Classification	Date	Reference			Claims	FIGS	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	--	--	--------	------	----------

☐ 25. Document ID: US 6101108 A

L5: Entry 25 of 60

File: USPT

Aug 8, 2000

US-PAT-NO: 6101108

DOCUMENT-IDENTIFIER: US 6101108 A

TITLE: Regulated input current, regulated output voltage power converter

DATE-ISSUED: August 8, 2000

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Wittenbreder, Jr.; Ernest Henry	Flagstaff	AZ		

US-CL-CURRENT: 363/65; 323/222, 323/239, 363/127, 363/89

ABSTRACT:

The power conversion system of this invention achieves precisely regulated input current and precisely regulated output voltage in a two step process whereby one power converter sub-system (141) provides input current regulation and a second power converter sub-system (158) provides output voltage regulation. The two converter sub-systems are arranged so that the second power converter sub-system (158) is powered by the first power converter sub-system (141) and the output of the second power converter sub-system (158) is placed in series with an output of the first power converter sub-system (141) to form the system output so that the load voltage is the sum of the two outputs placed in series. With this arrangement only a small fraction of the load power needs to be processed by the second power converter sub-system (158) which yields higher system efficiency and smaller system size, weight, and cost.

3 Claims, 9 Drawing figures

Exemplary Claim Number: 1

Number of Drawing Sheets: 9

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstract	Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	----------	--------	-------	----------

☐ 26. Document ID: US 6069866 A

L5: Entry 26 of 60

File: USPT

May 30, 2000

US-PAT-NO: 6069866

DOCUMENT-IDENTIFIER: US 6069866 A

**** See image for Certificate of Correction ****

TITLE: System and method for coarse gain control of wide band amplifiers

DATE-ISSUED: May 30, 2000

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
------	------	-------	----------	---------

Pietruszynski; David M.

Austin TX

Tesu; Ion Constantin

Austin TX

US-CL-CURRENT: 369/124.11; 330/254

ABSTRACT:

A system and method for a data detection circuit is provided in which separate coarse gain amplifiers and fine gain amplifiers are utilized. The coarse gain amplifiers may include drain switching of transistors in order to modify the amplifier gain. More particularly, drain switching may be utilized to selectively switch in and out different differential input transistor pairs and/or different current sources. In this manner the gain of the amplifier may be adjusted to one of a variety of different coarse gain control levels. The coarse gain control provided allows for gain adjustments without significantly decreasing the bandwidth of the amplifier. In a preferred embodiment the system and method may be utilized for data detection circuits utilized in conjunction with optical disks.

26 Claims, 8 Drawing figures

Exemplary Claim Number: 1

Number of Drawing Sheets: 6

Full	Title	Citation	Front	Review	Classification	Date	Reference	2002 Class	2002 Title	Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	------------	------------	--------	-------	----------

☐ 27. Document ID: US 5903350 A

L5: Entry 27 of 60

File: USPT

May 11, 1999

US-PAT-NO: 5903350

DOCUMENT-IDENTIFIER: US 5903350 A

TITLE: Demodulator and method useful for multiplexed optical sensors

DATE-ISSUED: May 11, 1999

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Bush; Ira Jeffery	Los Angeles	CA		
Cekorich; Allen Curtis	Walnut Creek	CA		

US-CL-CURRENT: 356/478; 329/346

ABSTRACT:

An apparatus and method is presented to provide wide dynamic range measurements of the input phase to an interferometer using a phase generated carrier especially useful utilizing time multiplexing to demodulate a series of interferometers. A modulation drive output is provided by the invention and maintained under operation at the optimum amplitude by an internal feedback loop. The resulting highly stable system can be fabricated from an analog to digital converter, a digital signal processor, and a digital to analog converter making low cost open loop demodulators a reality.

25 Claims, 50 Drawing figures
Exemplary Claim Number: 1
Number of Drawing Sheets: 17

Full	Title	Citation	Front	Review	Classification	Date	Reference			Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	--	--	--------	-------	----------

☐ 28. Document ID: US 5869248 A

L5: Entry 28 of 60

File: USPT

Feb 9, 1999

US-PAT-NO: 5869248
DOCUMENT-IDENTIFIER: US 5869248 A

TITLE: Targeted cleavage of RNA using ribonuclease P targeting and cleavage sequences

DATE-ISSUED: February 9, 1999

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Yuan; Yan	New Haven	CT		
Guerrier-Takada; Cecilia	New Haven	CT		
Altman; Sidney	Hamden	CT		
Liu; Fenyong	New Haven	CT		

US-CL-CURRENT: 435/6; 536/23.2

ABSTRACT:

It has been discovered that any RNA can be targeted for cleavage by RNase P from prokaryotic or eukaryotic cells using a suitably designed oligonucleotide ("external guide sequence", or EGS) to form a hybrid with the target RNA, thereby creating a substrate for cleavage by RNase P in vitro. The EGS hydrogen bonds to the targeted RNA to form a partial tRNA like structure including the aminoacyl acceptor stem, the T stem and loop, and part of the D stem. An EGS can be modified both by changes in sequence and by chemical modifications to the nucleotides. The EGS can be a separate molecule or can be combined with an RNase P catalytic RNA sequence to form a single oligonucleotide molecule ("RNase P internal guide sequence" or RIGS). Methods are also disclosed to randomly select and to express a suitable EGS or RIGS in vivo to make a selected RNA a target for cleavage by a host cell RNase P or introduced RIGS, thus preventing expression of the function of the target RNA. The methods and compositions should be useful to prevent the expression of disease- or disorder-causing genes in vivo.

30 Claims, 20 Drawing figures
Exemplary Claim Number: 1
Number of Drawing Sheets: 12

Full	Title	Citation	Front	Review	Classification	Date	Reference			Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	--	--	--------	-------	----------

☐ 29. Document ID: US 5867341 A

L5: Entry 29 of 60

File: USPT

Feb 2, 1999

US-PAT-NO: 5867341

DOCUMENT-IDENTIFIER: US 5867341 A

TITLE: Disc drive system using multiple pairs of embedded servo bursts

DATE-ISSUED: February 2, 1999

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Volz; LeRoy A.	Northridge	CA		
Manz; Stephen R.	Canoga Park	CA		
Hurst; Raymond E.	Palmdale	CA		

US-CL-CURRENT: 360/77.08; 360/77.02

ABSTRACT:

A method and apparatus determining head position of a data transducer head relative to a selected one track of a multiplicity of concentric tracks within a magnetic/disc drive is provided. At least one prerecorded servo sector within a data track includes four time staggered servo bursts. The first pair and second pair of servo bursts are radially offset from each other by generally a burst width such that an edge from each of the pair are substantially co-linear in forming a track null. The first pair is radially offset from the second pair by one-half of the burst width. The first pair is read to determine a first relative amplitude therebetween, and the second pair is read to determine a second relative amplitude therebetween. Additionally, the radially offset and time staggered servo bursts prerecorded on the servo sector can be of varying width and numbered to create the plurality of track nulls within a data track about which the head can be positioned.

12 Claims, 15 Drawing figures

Exemplary Claim Number: 1

Number of Drawing Sheets: 10

Full	Title	Citation	Front	Review	Classification	Date	Reference	Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	--------	-------	----------

☐ 30. Document ID: US 5758164 A

L5: Entry 30 of 60

File: USPT

May 26, 1998

US-PAT-NO: 5758164

DOCUMENT-IDENTIFIER: US 5758164 A

TITLE: Method and system for processing language

DATE-ISSUED: May 26, 1998

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Inoue; Masaharu	Tokyo			JP

US-CL-CURRENT: 717/158; 717/146, 717/156, 717/159

ABSTRACT:

In a language processing system for translating a source program into a machine program, a range of the source program to be optimized is discriminated during parsing to generate an optimization enabling and disabling code to be inserted in an intermediate code resulting from parsing. An optimization process for the intermediate code is performed only for a range, in which optimization can be performed, determined on the basis of the optimization enabling and disabling code.

16 Claims, 17 Drawing figures
Exemplary Claim Number: 1
Number of Drawing Sheets: 17

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstract	Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	----------	--------	-------	----------

☐ 31. Document ID: US 5728521 A

L5: Entry 31 of 60

File: USPT

Mar 17, 1998

US-PAT-NO: 5728521

DOCUMENT-IDENTIFIER: US 5728521 A

TITLE: Targeted cleavage of RNA using eukaryotic ribonuclease P and external guide sequence

DATE-ISSUED: March 17, 1998

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Yuan; Yan	New Haven	CT		
Guerrier-Takada; Cecilia	New Haven	CT		
Altman; Sidney	Hamden	CT		
Liu; Fenyong	New Haven	CT		

US-CL-CURRENT: 435/6; 435/91.2

ABSTRACT:

It has been discovered that any RNA can be targeted for cleavage by RNAase P from eukaryotic cells, for example, human RNAase P, using a suitably designed oligoribonucleotide ("external guide sequence", or EGS) to form a hybrid with the target RNA, thereby creating a substrate for cleavage by RNAase P in vitro. The EGS hydrogen bonds to the targeted RNA to form a partial tRNA like structure including the aminoacyl acceptor stem, the T stem and loop, and part of the D stem. The most efficient EGS with human RNAase P is the EGS in which the anticodon stem and loop was deleted. Modifications can also be made within the T-loop. Methods are also disclosed to randomly select and to express a suitable EGS in vivo to make a

selected RNA a target for cleavage by the host cell RNAase P, thus preventing expression of the function of the target RNA. The methods and compositions should be useful to prevent the expression of disease-causing genes in vivo.

7 Claims, 15 Drawing figures
Exemplary Claim Number: 1
Number of Drawing Sheets: 8

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstract	Claims	Draw
------	-------	----------	-------	--------	----------------	------	-----------	----------	--------	------

☐ 32. Document ID: US 5723517 A

L5: Entry 32 of 60

File: USPT

Mar 3, 1998

US-PAT-NO: 5723517
DOCUMENT-IDENTIFIER: US 5723517 A

TITLE: System for controlling the color of compounded polymer(s) using in-process color measurements

DATE-ISSUED: March 3, 1998

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Campo; Peter John	Niskayuna	NY		
Houpt; Paul Kenneth	Schenectady	NY		

US-CL-CURRENT: 523/303; 137/93, 366/152.1, 425/135, 425/145, 425/169, 700/266, 700/95

ABSTRACT:

A system for controlling the color of compounded polymer(s) comprises: a compounder for mixing the constituents of the compounded polymer(s) to produce a substantially homogeneous mixture; a sensor for measuring the color of the substantially homogeneous mixture at predetermined intervals; a colorant additive feeder, responsive to a controller, for providing the colorant additive(s) to the mixture at substantially predetermined colorant additive addition rates; and a controller, responsive to the sensor, for controlling the colorant additive addition rate(s) of the feeder.

10 Claims, 14 Drawing figures
Exemplary Claim Number: 1
Number of Drawing Sheets: 6

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstract	Claims	Draw
------	-------	----------	-------	--------	----------------	------	-----------	----------	--------	------

☐ 33. Document ID: US 5677153 A

L5: Entry 33 of 60

File: USPT

Oct 14, 1997

US-PAT-NO: 5677153

DOCUMENT-IDENTIFIER: US 5677153 A

**** See image for Certificate of Correction ****

TITLE: Methods for modifying DNA and for detecting effects of such modification on interaction of encoded modified polypeptides with target substrates

DATE-ISSUED: October 14, 1997

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Botstein; David	Belmont	CA		
Palzkill; Timothy	Union City	CA		

US-CL-CURRENT: 435/91.4; 435/91.2, 435/91.41, 435/91.42

ABSTRACT:

The invention relates to methods and mutation linkers to modify DNA, to methods for producing libraries containing a multiplicity of modified DNA, and to methods for using such libraries for screening modified proteins encoded by such DNA. The DNA targeted for modification typically encodes a polypeptide such as an enzyme. The libraries are used to determine the effect of such modification or the interaction of the modified polypeptides with a target. In preferred embodiments, the invention relates to methods for making and using libraries containing DNA encoding modified antibiotic hydrolases to screen antibiotics against one or more of the modified antibiotic hydrolases produced by such libraries. Susceptibility or lack of susceptibility of an antibiotic to neutralization provides an indication of whether wild-type antibiotic hydrolases are likely to mutate to confer resistance to the antibiotic.

40 Claims, 55 Drawing figures

Exemplary Claim Number: 2

Number of Drawing Sheets: 23

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstract	Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	----------	--------	-------	----------

☐ 34. Document ID: US 5624824 A

L5: Entry 34 of 60

File: USPT

Apr 29, 1997

US-PAT-NO: 5624824

DOCUMENT-IDENTIFIER: US 5624824 A

TITLE: Targeted cleavage of RNA using eukaryotic ribonuclease P and external guide sequence

DATE-ISSUED: April 29, 1997

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Yuan; Yan	New Haven	CT		

Guerrier-Takada; Cecilia	New Haven	CT
Altman; Sidney	Hamden	CT
Liu; Fenyong	New Haven	CT

US-CL-CURRENT: 435/91.2; 514/44, 536/23.1

ABSTRACT:

It has been discovered that any RNA can be targeted for cleavage by RNAase P from eukaryotic cells, for example, human RNAase P, using a suitably designed oligoribonucleotide ("external guide sequence", or EGS) to form a hybrid with the target RNA, thereby creating a substrate for cleavage by RNAase P in vitro. The EGS hydrogen bonds to the targeted RNA to form a partial tRNA like structure including the aminoacyl acceptor stem, the T stem and loop, and part of the D stem. The most efficient EGS with human RNAase P is the EGS in which the anticodon stem and loop was deleted. Modifications can also be made within the T-loop. Methods are also disclosed to randomly select and to express a suitable EGS in vivo to make a selected RNA a target for cleavage by the host cell RNAase P, thus preventing expression of the function of the target RNA. The methods and compositions should be useful to prevent the expression of disease-causing genes in vivo.

17 Claims, 14 Drawing figures
Exemplary Claim Number: 1
Number of Drawing Sheets: 8

Full	Title	Citation	Front	Review	Classification	Date	Reference	Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	--------	-------	----------

☐ 35. Document ID: US 5559173 A

L5: Entry 35 of 60

File: USPT

Sep 24, 1996

US-PAT-NO: 5559173

DOCUMENT-IDENTIFIER: US 5559173 A

TITLE: System for controlling the color of compounded polymer(s) using in-process color measurements

DATE-ISSUED: September 24, 1996

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Campo; Peter J.	Niskayuna	NY		
Haupt; Paul K.	Schenectady	NY		

US-CL-CURRENT: 523/303; 137/93, 356/409, 356/412, 356/414, 356/425, 366/152.1

ABSTRACT:

A system for controlling the color of compounded polymer(s) comprises: a compounder for mixing the constituents of the compounded polymer(s) to produce a substantially homogeneous mixture; a sensor for measuring the color of the substantially homogeneous mixture at predetermined intervals; a colorant additive feeder, responsive to a controller, for providing the colorant additive(s) to the mixture

at substantially predetermined colorant additive addition rates; and a controller, responsive to the sensor, for controlling the colorant additive addition rate(s) of the feeder.

10 Claims, 14 Drawing figures

Exemplary Claim Number: 1

Number of Drawing Sheets: 6

Full	Title	Citation	Front	Review	Classification	Date	Reference	Claims	Page	Page
------	-------	----------	-------	--------	----------------	------	-----------	--------	------	------

☐ 36. Document ID: US 5535391 A

L5: Entry 36 of 60

File: USPT

Jul 9, 1996

US-PAT-NO: 5535391

DOCUMENT-IDENTIFIER: US 5535391 A

TITLE: System and methods for optimizing object-oriented compilations

DATE-ISSUED: July 9, 1996

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Hejlsberg; Anders	Aptos	CA		
Stock; Jeffrey	Scotts Valley	CA		
Kukol; Peter	Aptos	CA		
Shtaygrud; Alex	San Jose	CA		

US-CL-CURRENT: 717/140; 717/165

ABSTRACT:

An object-oriented development system of the present invention includes a language compiler having an optimizer for generating computer applications with improved speed and size. C++ optimization methods of the present invention are described, including virtual function and base optimization, using thinks for virtual member pointers, and passing classes by value. An object-oriented calling convention of the present invention, which affords rapid and efficient access to data and methods of objects, is also described.

19 Claims, 11 Drawing figures

Exemplary Claim Number: 1

Number of Drawing Sheets: 10

Full	Title	Citation	Front	Review	Classification	Date	Reference	Claims	Page	Page
------	-------	----------	-------	--------	----------------	------	-----------	--------	------	------

☐ 37. Document ID: US 5490057 A

L5: Entry 37 of 60

File: USPT

Feb 6, 1996

US-PAT-NO: 5490057
DOCUMENT-IDENTIFIER: US 5490057 A
** See image for Certificate of Correction **

TITLE: Feedback control system having predictable open-loop gain

DATE-ISSUED: February 6, 1996

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Vinciarelli; Patrizio	Boston	MA		
Bufano; Louis A.	Tewksbury	MA		

US-CL-CURRENT: 700/37; 363/16, 702/109, 702/126

ABSTRACT:

A closed-loop feedback system has first and second gain elements. The first gain element has a transfer function such that $X_d = K_g * (X_{cont})^{sup.z}$, where X_{cont} is a control variable input signal of the first gain element, X_d is a controlled variable output signal of the first gain element, and K_g and z are independent of X_{cont} . The second gain element has a transfer function h_1 such that $X_{cont} = h_1(X_e)$ where X_e is a control variable input signal of the second gain element and X_{cont} is a controlled variable output signal of the second gain element. The function h_1 is of a form which satisfies $[1/h_1(X_e)] * [\Delta h_1(X_e) / \Delta X_e] = K_e$, where K_e is independent of X_e .

51 Claims, 14 Drawing figures
Exemplary Claim Number: 1
Number of Drawing Sheets: 14

Full	Title	Citation	Front	Review	Classification	Date	Reference	Claims	Index	Draw
------	-------	----------	-------	--------	----------------	------	-----------	--------	-------	------

☐ 38. Document ID: US 5481708 A

L5: Entry 38 of 60

File: USPT

Jan 2, 1996

US-PAT-NO: 5481708
DOCUMENT-IDENTIFIER: US 5481708 A

TITLE: System and methods for optimizing object-oriented compilations

DATE-ISSUED: January 2, 1996

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Kukol; Peter	Aptos	CA		

US-CL-CURRENT: 717/155; 717/165

ABSTRACT:

An object-oriented development system of the present invention includes a language compiler having an optimizer for generating computer applications with improved speed and size. C++ optimization methods of the present invention are described, including virtual function and base optimization, using thunks for virtual member pointers, and passing classes by value. An object-oriented calling convention of the present invention, which affords rapid and efficient access to data and methods of objects, is also described.

13 Claims, 11 Drawing figures
Exemplary Claim Number: 1
Number of Drawing Sheets: 10

Full	Title	Citation	Front	Review	Classification	Date	Reference			Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	--	--	--------	-------	----------

☐ 39. Document ID: US 5394322 A

L5: Entry 39 of 60

File: USPT

Feb 28, 1995

US-PAT-NO: 5394322
DOCUMENT-IDENTIFIER: US 5394322 A

TITLE: Self-tuning controller that extracts process model characteristics

DATE-ISSUED: February 28, 1995

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Hansen; Peter D.	Wellesley Hills	MA		

US-CL-CURRENT: 700/37; 700/32, 700/38, 700/42

ABSTRACT:

An apparatus and method for process control that extracts information from a process for developing a model of the process that is used to design system control. The apparatus includes means for selecting a process model form that has two or more selectable parameters. The apparatus also includes means for deliberately disturbing a process that is in open-loop operation and that is in a substantially settled state and further includes means for measuring the process response. The apparatus selects parameters for the process model form according to a function of the measured process response. In this way a complete model of the process is identified. The apparatus self-tunes by directly calculating new control parameters according to a function of the identified open-loop process model and a preselected target behavior.

24 Claims, 10 Drawing figures
Exemplary Claim Number: 1
Number of Drawing Sheets: 8

Full	Title	Citation	Front	Review	Classification	Date	Reference			Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	--	--	--------	-------	----------

☐ 40. Document ID: US 5230050 A

L5: Entry 40 of 60

File: USPT

Jul 20, 1993

US-PAT-NO: 5230050

DOCUMENT-IDENTIFIER: US 5230050 A

TITLE: Method of recompiling a program by using result of previous compilation

DATE-ISSUED: July 20, 1993

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Iitsuka; Takayoshi	Hachioji			JP
Kikuchi; Sumio	Machida			JP

US-CL-CURRENT: 717/145; 717/146, 717/155

ABSTRACT:

A program compiling method in which a procedure being compiled is split into a plurality of units referred to as segments, whereon optimization is carried out for each of the segments. Upon recompilation of the procedure, optimization of the procedure is redone not for the whole of the procedure but executed only on the segments which are affected by modification, while for the segments insusceptible to the influence of modification, object program obtained by the compilation or the intermediate codes available in the course of the optimization are reused. At several stages of optimization, intermediate results of the optimization are recorded, wherein upon recompilation, the intermediate results of optimization obtained in the preceding compilation are made use of up to the stage where no influence of modification makes appearance. The amount of processing involved in the optimization can thus be reduced even when the object program can not be utilized. In a mode for carrying out the invention, not only the interim results of optimization but also the contents of optimization executed are recorded. Upon recompilation, those of the optimization processings executed in the preceding compilation which are to be executed again can be performed rapidly by making use of the contents stored. The time taken for the execution of optimization processing to be re-executed can be reduced significantly.

20 Claims, 32 Drawing figures

Exemplary Claim Number: 1

Number of Drawing Sheets: 30

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstract	Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	----------	--------	-------	----------

☐ 41. Document ID: US 5179702 A

L5: Entry 41 of 60

File: USPT

Jan 12, 1993

US-PAT-NO: 5179702

DOCUMENT-IDENTIFIER: US 5179702 A

TITLE: System and method for controlling a highly parallel multiprocessor using an anarchy based scheduler for parallel execution thread scheduling

DATE-ISSUED: January 12, 1993

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Spix; George A.	Eau Claire	WI		
Wengelski; Diane M.	Eau Claire	WI		
Hawkinson; Stuart W.	Eau Claire	WI		
Johnson; Mark D.	Eau Claire	WI		
Burke; Jeremiah D.	Eau Claire	WI		
Thompson; Keith J.	Eau Claire	WI		
Gaertner; Gregory G.	Eau Claire	WI		
Brussino; Giacomo G.	Eau Claire	WI		
Hessel; Richard E.	Altoona	WI		
Barkai; David M.	Eau Claire	WI		
Chen; Steve S.	Chippewa Falls	WI		
Oslon; Steven G.	Chippewa Falls	WI		
Strout, II; Robert E.	Livermore	CA		
Masamitsu; Jon A.	Livermore	CA		
Cox; David M.	Livermore	CA		
O'Gara; Linda J.	Livermore	CA		
O'Hair; Kelly T.	Livermore	CA		
Seberger; David A.	Livermore	CA		
Rasbold; James C.	Livermore	CA		
Cramer; Timothy J.	Pleasanton	CA		
Van Dyke; Don A.	Pleasanton	CA		
Chandramouli; Ashok	Fremont	CA		

US-CL-CURRENT: 718/102; 717/124, 717/146, 717/151, 718/104, 718/106

ABSTRACT:

An integrated software architecture for a highly parallel multiprocessor system having multiple tightly-coupled processors that share a common memory efficiently controls the interface with and execution of programs on such a multiprocessor system. The software architecture combines a symmetrically integrated multithreaded operating system and an integrated parallel user environment. The operating system distributively implements an anarchy-based scheduling model for the scheduling of processes and resources by allowing each processor to access a single image of the operating system stored in the common memory that operates on a common set of operating system shared resources. The user environment provides a common visual representation for a plurality of program development tools that provide compilation, execution and debugging capabilities for multithreaded user programs and assumes parallelism as the standard mode of operation.

12 Claims, 60 Drawing figures

Exemplary Claim Number: 1

Number of Drawing Sheets: 53

Full	Title	Citation	Front	Review	Classification	Date	Reference	Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	--------	-------	----------

☐ 42. Document ID: US 5175856 A

L5: Entry 42 of 60

File: USPT

Dec 29, 1992

US-PAT-NO: 5175856

DOCUMENT-IDENTIFIER: US 5175856 A

**** See image for Certificate of Correction ****

TITLE: Computer with integrated hierarchical representation (IHR) of program wherein IHR file is available for debugging and optimizing during target execution

DATE-ISSUED: December 29, 1992

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Van Dyke; Don A.	Pleasanton	CA		
Cramer; Timothy J.	Pleasanton	CA		
Rasbold; James C.	Livermore	CA		
O'Hair; Kelly T.	Livermore	CA		
Cox; David M.	Livermore	CA		
Seberger; David A.	Livermore	CA		
O'Gara; Linda J.	Livermore	CA		
Masamitsu; Jon A.	Livermore	CA		
Strout, II; Robert E.	Livermore	CA		
Chandramouli; Ashok	Fremont	CA		

US-CL-CURRENT: 717/151; 717/124, 717/159

ABSTRACT:

A modular compilation system that utilizes a fully integrated hierarchical representation as a common intermediate representation to compile source code programs written in one or more procedural programming languages into an executable object code file. The structure of the integrated common intermediate representation supports machine-independent optimizations, as well as machine-dependent optimizations, and also supports source-level debugging of the executable object code file. The integrated hierarchical representation (IHR) is language independent and is shared by all of the components of the software development system, including the debugger.

18 Claims, 16 Drawing figures

Exemplary Claim Number: 1

Number of Drawing Sheets: 16

Full	Title	Citation	Front	Review	Classification	Date	Reference			Claims	Page	Draw. D.
------	-------	----------	-------	--------	----------------	------	-----------	--	--	--------	------	----------

☐ 43. Document ID: US 5170299 A

L5: Entry 43 of 60

File: USPT

Dec 8, 1992

US-PAT-NO: 5170299

DOCUMENT-IDENTIFIER: US 5170299 A

TITLE: Edge servo for disk drive head positioner

DATE-ISSUED: December 8, 1992

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Moon; Ronald R.	Los Gatos	CA		

US-CL-CURRENT: 360/77.08; 360/51, 360/78.04, 360/78.14

ABSTRACT:

A method for determining the position of a data transducer head within one data track of a rotating data storage disk within a disk drive includes the steps of:

providing at least one prerecorded servo sector within the data track, the servo sector including first occurring servo burst having one longitudinal burst edge located substantially congruent with a centerline of the one track, and having another longitudinal burst edge located substantially congruent with a centerline of a second track adjacent to the one track, and second servo burst having longitudinal burst edges substantially congruent with the track boundaries of the one track.

detecting the presence of the sector as it passes by the data transducer head,

sampling with the data transducer head and holding peak amplitude of the first servo burst,

sampling with the data transducer head and holding peak amplitude of the second servo burst,

comparing held first burst amplitude with a predetermined value to determine if the data transducer head has passed over a linear edge portion thereof, and if so, determining from the held first burst amplitude the position; and if not, determining from the held second burst amplitude the position of the data transducer head relative to the one track.

27 Claims, 14 Drawing figures

Exemplary Claim Number: 19

Number of Drawing Sheets: 9

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstract	Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	----------	--------	-------	----------

☐ 44. Document ID: US 4933620 A

L5: Entry 44 of 60

File: USPT

Jun 12, 1990

US-PAT-NO: 4933620

DOCUMENT-IDENTIFIER: US 4933620 A

**** See image for Certificate of Correction ****

TITLE: Control system for low speed switched reluctance motor

DATE-ISSUED: June 12, 1990

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
MacMinn; Stephen R.	Schenectady	NY		
Sember; James W.	Roanoke	VA		

US-CL-CURRENT: 318/696; 318/685, 318/701

ABSTRACT:

A method and apparatus for improving the operation of a switched reluctance motor at low speed incorporates an advance angle regulator which regulates the firing angle of current pulses to the switched reluctance motor so that over a wide range of speeds and levels for direct current source voltages, the winding current reaches a commanded set point at a commanded angle. The advance angle regulator may comprise a closed loop regulator which includes apparatus for detecting the actual angular position at which motor current reaches a commanded level and adjusts the turn-on angle to shift the angle at which current reaches its desired level to a desired angle. The regulator incorporates a feedforward portion and an integral portion. The feedforward portion is utilized primarily to accommodate situations in which there is no current feedback. The integral portion provides the primary regulation when current is regulated to its desired value. The regulator causes the torque versus current command to have a transfer function which does not depend upon speed or DC source voltage over a wide range of speed, voltage and torque.

14 Claims, 8 Drawing figures
 Exemplary Claim Number: 1
 Number of Drawing Sheets: 5

Full	Title	Citation	Front	Review	Classification	Date	Reference				Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	--	--	--	--------	-------	----------

☐ 45. Document ID: US 4926105 A

L5: Entry 45 of 60

File: USPT

May 15, 1990

US-PAT-NO: 4926105

DOCUMENT-IDENTIFIER: US 4926105 A

TITLE: Method of induction motor control and electric drive realizing this method

DATE-ISSUED: May 15, 1990

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Mischenko; Vladislav A.	Moscow, Orekhovy bulvar			SU
Mischenko; Natalya I.	Moscow, Orekhovy bulvar			SU

US-CL-CURRENT: 318/800; 318/805

ABSTRACT:

Method of induction motor vector control in Cartesian and polar coordinates, whereby control of the rotor speed, induction motor torque, as well as dynamic, power, and thermal processes, which is interconnected with control of the rotor

Full	Title	Citation	Front	Review	Classification	Date	Reference	Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	--------	-------	----------

☐ 47. Document ID: US 4600906 A

L5: Entry 47 of 60

File: USPT

Jul 15, 1986

US-PAT-NO: 4600906

DOCUMENT-IDENTIFIER: US 4600906 A

**** See image for Certificate of Correction ****

TITLE: Magnetically tuned resonant circuit wherein magnetic field is provided by a biased conductor on the circuit support structure

DATE-ISSUED: July 15, 1986

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Blight; Ronald E.	Framingham	MA		

US-CL-CURRENT: 333/205; 333/235, 333/24.1, 333/246

ABSTRACT:

A magnetically tuned resonant circuit for coupling r.f. energy between input and output coupling circuits thereof in a first mode of operation and isolating such energy between such coupling circuits in a second mode of operation includes a current path circuit provided to selectively change the resonant frequency of the magnetically tuned resonant circuit. In a first embodiment of the current path circuit, a microstrip transmission line used to form one of such coupling circuits, having a pair of planar spaced strip conductor portions adjacent a resonant body, is configured to provide the current path around such body. In the presence of an external magnetic field $H_{sub}DC$, a pulse of current is fed around the current path and in response thereto provides a pulse magnetic field $H_{sub}DCp$ in the region of the resonant body. Such field $H_{sub}DCp$ either aids or opposes the external magnetic field $H_{sub}DC$ and in response thereto shifts a resonant frequency $\omega_{sub}o$ of such circuit in accordance with the equation $\omega_{sub}o = \gamma (H_{sub}DC \pm H_{sub}DCp)$ where γ is a quantity known as the gyromagnetic ratio. In an alternate embodiment of the circuit, the circuit includes a coil supported on a dielectric substrate to provide the current path, with such coil being disposed adjacent the resonant body. A pulse of current is fed to the coil providing a magnetic field $H_{sub}DCp$, and in the presence of the external magnetic field $H_{sub}DC$, the resonant frequency of such circuit is shifted in accordance with the equation $\omega_{sub}o = \gamma (H_{sub}DC \pm H_{sub}DCp)$.

28 Claims, 47 Drawing figures

Exemplary Claim Number: 1

Number of Drawing Sheets: 19

Full	Title	Citation	Front	Review	Classification	Date	Reference	Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	--------	-------	----------

☐ 48. Document ID: US 4543543 A

L5: Entry 48 of 60

File: USPT

Sep 24, 1985

US-PAT-NO: 4543543
DOCUMENT-IDENTIFIER: US 4543543 A

TITLE: Magnetically tuned resonant circuit

DATE-ISSUED: September 24, 1985

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Blight; Ronald E.	Framingham	MA		
Schloemann; Ernst F. R. A.	Weston	MA		

US-CL-CURRENT: 333/24.1; 333/204, 333/219.2

ABSTRACT:

A magnetically tuned resonant circuit for selectively coupling radio frequency (r.f.) energy between an input coupling circuit and an output coupling circuit through a resonant body disposed between such coupling circuits. Each coupling circuit includes a plurality of spaced conductors which are arranged to selectively spatially distribute r.f. energy fed thereto in order to provide, in the region where the resonant body is disposed, a magnetic field having a predetermined spatial distribution. Such magnetic field distribution is selected in accordance with characteristics of the resonant body to reduce coupling of unwanted spurious r.f. energy through the magnetically tuned resonant circuit.

Further, a ground plane conductor associated with such coupling circuits has a selected portion thereof removed to provide a void therein, and a portion of the resonant body is disposed within the void provided in the ground plane. The size of the void is selected to increase coupling of r.f. energy through the resonant body, between the input and the output coupling circuits and to reduce coupling of r.f. energy between the body and the ground plane conductor and hence the r.f. energy loss concomitant therewith, without substantially affecting the desired coupling between the coupling circuits.

31 Claims, 47 Drawing figures
Exemplary Claim Number: 1
Number of Drawing Sheets: 19

Full	Title	Citation	Front	Review	Classification	Date	Reference				Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	--	--	--	--------	-------	----------

☐ 49. Document ID: US 4521753 A

L5: Entry 49 of 60

File: USPT

Jun 4, 1985

US-PAT-NO: 4521753
DOCUMENT-IDENTIFIER: US 4521753 A

TITLE: Tuned resonant circuit utilizing a ferromagnetically coupled interstage line

DATE-ISSUED: June 4, 1985

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Schloemann; Ernst F. R. A.	Weston	MA		

US-CL-CURRENT: 333/204; 333/205, 333/222, 333/24.1

ABSTRACT:

A magnetically tuned resonant circuit for selectively coupling radio frequency (r.f.) energy between an input coupling circuit and an output coupling circuit, dielectrically spaced from the input coupling circuit, through a resonant body disposed therebetween. Each coupling circuit includes a center strip conductor portion dielectrically spaced from a ground plane conductor. Such center strip conductor and ground plane conductor of each coupling circuit are formed on a common surface of a corresponding dielectric. The center strip conductor portions are orthogonally orientated, and have first end portions which are coaxially aligned and terminated with the ground plane. The resonant body is dielectrically supported between each one of such first end portions of such center conductors.

9 Claims, 47 Drawing figures
Exemplary Claim Number: 1
Number of Drawing Sheets: 19

Full	Title	Citation	Front	Review	Classification	Date	Reference			Claims	Index	Draw. C.
------	-------	----------	-------	--------	----------------	------	-----------	--	--	--------	-------	----------

☐ 50. Document ID: US 4393921 A

L5: Entry 50 of 60

File: USPT

Jul 19, 1983

US-PAT-NO: 4393921

DOCUMENT-IDENTIFIER: US 4393921 A

TITLE: Circuit controlling coolant flow to a non-linear heat exchanger through a non-linear electromechanical valve

DATE-ISSUED: July 19, 1983

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Zbinden; Terry B.	Maple Grove	MN		

US-CL-CURRENT: 165/295; 236/78C, 251/30.04, 318/615

ABSTRACT:

An electronic circuit controls a non-linear electromechanical valve in order that the temperature of approximately 25 gallons of coolant water within a reservoir may be maintained within +2.8.degree. C. to -0.0.degree. C. of a set point temperature from 35.degree. F. to 100.degree. F. The valve regulates circulation of such coolant within a secondary cooling loop incorporating a non-linear heat exchanger for thermal exchange with building water flowing from 20 to 30 gallons per minute. The reservoir coolant water is subject to an essentially instantaneously variable thermal load of 0 to 20 kilowatts due to circulation through logic modules in a primary coolant loop. The electromechanical valve control circuit receives an

external set point temperature signal, and a reservoir coolant temperature signal which is offset in conversion from degrees Kelvin to degrees Centigrade. The electromechanical valve control circuit employs a first feedback signal from a position potentiometer mechanically linked to valve position, which signal is compensated in a breakpoint amplifier to account for valve and heat exchanger non-linearities in the secondary cooling loop. A second feedback signal from a tachometer, mechanically linked to a motor driving the valve through a 1000:1 gear reduction, is utilized to impart circuit stability.

5 Claims, 8 Drawing figures

Exemplary Claim Number: 1

Number of Drawing Sheets: 5

Full	Title	Citation	Front	Review	Classification	Date	Reference			Claims	Index	Drawings
------	-------	----------	-------	--------	----------------	------	-----------	--	--	--------	-------	----------

Clear	Generate Collection	Print	Fwd Refs	Bkwd Refs	Generate OACS
-------	---------------------	-------	----------	-----------	---------------

Terms	Documents
loop same invariant same range	60

Display Format: REV Change Format

[Previous Page](#)

[Next Page](#)

[Go to Doc#](#)